On Reducing Aliasing Effects and Improving Diagnosis of Logic BIST Failures

نویسنده

  • Ramesh C. Tekumalla
چکیده

Diagnosing failing vectors in a Built-In Self Test (BIST) environment is a difficult task because of the highly compressed signature coming out of the Multiple Input Shift Register (MISR). The root cause of the failure must be initially narrowed down to the failing vectors and also the scan cells at which mismatches occurred. In this work, we propose a method for accurately determining the first cycle at which incorrect responses were captured in the scan chains along with the scan cells that captured the incorrect responses. We define a diagnosis methodology that describes a simple way of diagnosing one chain at a time and further shows that accurate diagnosis is possible with the aliasing nature of the MISR having no impact on diagnosis. The proposed technique results in identifying the failing vectors along with the mismatching scan cells. After determining the failing vectors and mismatching scan cells, we extend the method to identify potential faults in the circuit that may have resulted in the scan cells capturing incorrect responses. The method presented in this paper can be applied to diagnose multiple failing vectors also.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

XP-SISR: Eingebaute Selbstdiagnose für Schaltungen mit Prüfpfad

The advantages of Built-In Self-Test (BIST) are well known, and for embedded memories BIST is already the preferred test method. However, for random logic BIST is less often employed. This is mainly due to the following two reasons: On the one hand, deterministic patterns might be necessary to achieve reasonable fault coverage, yet they are expensive in built-in tests. On the other hand, the di...

متن کامل

Cost-Effective Deterministic Partitioning for Rapid Diagnosis in Scan-Based BIST

of-the-art chip designs to improve test quality and reduce the cost of test development and application. Despite such benefits, designers have not adopted BIST as the primary test methodology. Fault diagnosis in a BIST environment is problematic because only limited information is available in a compact signature like that produced with BIST. Previous techniques have focused on extracting infor...

متن کامل

Many of today’s chips demand more embedded memory than ever before

Many of today’s chips demand more embedded memory than ever before. SoCs and FPGAs are also moving from logic-dominant to memory-dominant chips. The addition of memory, while it creates a more powerful chip, increases die size and results in poor yield. As the percentage of embedded memory continues to increase, so does the chip’s complexity, density, speed and of course, the probability of fai...

متن کامل

Improving the Calculation of RPN in the FMEA Method by Combining a Nonlinear Model with Revised TOPSIS and Fuzzy Logic

Introduction: Failure Mode and Effects Analysis (FMEA) is a structured way to find and understand the states of a system’s failure and to calculate the resulting effects. In this method, which has been criticized by many researchers, the risk priority number is obtained for each failure mode based on the multiplication of the three parameters of occurrence (O), severity (S) and detection (D). I...

متن کامل

On-Chip BIST-Based Diagnosis of Embedded Programmable Logic Cores in System-on-Chip Devices

On-chip Built-In Self-Test (BIST) based diagnosis of the embedded Field Programmable Gate Array (FPGA) core in a generic System-on-Chip (SoC) is presented. In this approach, the embedded processor core in the SoC is used for reconfiguration of the FPGA core for BIST, initiating the BIST sequence, retrieving the BIST results, and for performing diagnosis of faulty programmable logic blocks, memo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003